 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| VT83C572 PCI TO USB CONTROLLER Preliminary Release 0.5 DATE : July 10, 1996 VIA TECHNOLOGIES, INC. PRELIMINARY DOCUMENT RELEASE The material in this document supersedes all previous documentation issued for any of the products included herein. Please contact VIA Technologies for the latest documentation. Copyright Notice: Copyright (c) 1995, 1996 Via Technologies Incorporated. Printed in Taiwan. ALL RIGHTS RESERVED. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of Via Technologies Incorporated. Windows 95TM and Plug and PlayTM are registered trademarks of Microsoft Corp. PCITM is a registered trademark of the PCI Special Interest Group. All trademarks are the properties of their respective owners. Disclaimer Notice: No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable to the publication date of this document. However, VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change. Offices: 5020 Brandin Court Fremont, CA 94538 USA Tel: Fax: (510) 683-3300 (510) 683-3301 8th Floor, No. 533 Chung-Cheng Rd., Hsin-Tien Taipei, Taiwan ROC Tel: Fax: (886-2) 218-5452 (886-2) 218-5453 VIA Technologies, Inc. VT83C572 VIA VT83C572 PCI TO USB CONTROLLER FEATURES * Universal Serial Bus Interface - - - - - - - - USB specification v.1.0 compatible Intel UHCI (Universal Host Controller Interface) v.1.1 register compatible Legacy keyboard and PS2 mouse support Root hub and two down stream function ports Integrated physical layer transceivers Normal and low power operating mode Operable in both USB-aware (Windows-95 and NT) and USB legacy BIOS support Inter-operable with major USB peripherals * PCI Interface - PCI specification v.2.1 compliant - Supports advanced PCI commands - Multi-level data FIFOs with full scatter and gather capabilities * 0.5um high speed low power CMOS process * Single chip 100-pin PQFP device VT83C572 CONFIGURATION REGISTERS The VT83C572 PCI to USB controller is fully compatible with the UHCI specification v.1.1. There are two sets of software accessible registers -- PCI configuration registers and USB I/O registers. The USB I/O registers are defined in the UHCI v.1.1 specification. PCI Configuration Registers Offset 1-0 3-2 5-4 Function Vendor ID : 1106h Device ID : 3038h (read only) (read only) Command Register bit 15-8: reserved bit 7: Address stepping, default: enabled bit 6-5: reserved -1- VIA Technologies, Inc. bit 4: bit 3: bit 2: bit 1: bit 0: 7-6 bit 15: bit 14: bit 13: bit 12: bit 11: bit 10-9: bit 8-0: 08 B-9 0C 0D 0E 0F Memory write and invalidate, default: disabled Fixed at 0 (special cycles) Bus master, default: disabled Memory space, default: disabled I/O space, default: disabled Status Register reserved Signaled system error Received master abort Received target abort Signaled target abort DEVSEL# timing: fixed at 01 (medium) reserved Revision ID. Class Code Register: Cache Line Size Latency Timer Header Type = 00h BIST VT83C572 Fixed at 0C0300h to indicate the USB Controller Default: 00h Default: 16h (read only) Fixed at 00 23-20 Base address for UHCI v1.1 compliant USB IO Registers bit 31-16:reserved bit 15-5: Port address for the base USB IO Registers, corresponding to AD[15:5] bit 4-0: 00001b 3C 3D 3E-3F 40 Interrupt Line Interrupt Pin, Default = 01h reserved Misc. Control Register 1 bit 7: PCI Memory Command Option 0 - Support Memory Read Line, Memory Read Multiple, Memory Write and Invalidate 1 - Only support Memory Read, Memory Write Commands bit 6: Babble Option 0 - Automatically disable babbled port when EOF babble occurs. 1 - Don't disable babbled port. bit 5: PCI Parity Check Option 0 - Disable PERR generation 1 - Enable parity check and PERR generation bit 4: reserved bit 3: USB Data Length Option 0 - Support TD length up to 1280. 1 - Support TD length up to 1023. bit 2: USB Power Management -2- VIA Technologies, Inc. 0 - Disable USB power management 1 - Enable USB power management DMA Option 0 - 16DW burst access 1 - 8DW burst access PCI Wait State 0 - Zero wait 1 - One wait VT83C572 bit 1: bit 0: 41 Misc. Control Register 2 bit7-3: reserved bit 2: Trap Option 0 - Set trap 60/64 status bits without checking enable bits. 1 - Set trap 60/64 status bits only when trap 60/64 enable bits are set. bit 1: A20gate Pass Through Option 0 - Pass through A20GATE command sequence defined in UHCI. 1 - Don't pass through Write I/O port 64 bit 0: reserved reserved Serial Bus Release Number fixed at 10h 42-5F 60 C0-C1 Legacy Support Register (compliant with UHCI v1.1 specification) Default=2000h USB I/O Registers (UHCI v1.1 Compliant) Offset 1-0 3-2 5-4 7-6 B-8 0C 11-10 13-12 Function USB Command USB Status USB Interrupt Enable Frame Number Frame List Base Address Start Of Frame Modify Port 1 Status/Control Port 2 Status/Control -3- VIA Technologies, Inc. VT83C572 VT83C572 PIN DESCRIPTION Signal Name Pin No. I/O Signal Description PCI Bus Interface AD[31:0] 98-100, 1-5, 914, 17-19, 31, 32, 34-36, 38, 39, 41, 42, 4447, 49, 50 7, 20, 33, 40 8 21 22 23 24 26 30 27 28 29 97 96 95 93 92 88 89 84 85 71 70 B PCI Address/Data Bus: The standard PCI address and data lines. The address is driven with FRAME# assertion and data is driven or received in following cycles. CBE#[3:0] IDSEL FRAME# IRDY# TRDY# DEVSEL# STOP# PAR PERR# SERR# LOCK# REQ# GNT# INTA # PCLK PCIRST# SD0+ SD0SD1+ SD1X1 X2 B I B B B B B B B I B O I I I O B B B B I O Command/Byte Enable.. Initialization Device Select. PCI Bus Frame Indicator. Initiator Ready Indicator. Target Ready. Device Select. Stop Indicator. Parity. PCI Bus Parity Error. System Error. PCI Bus Lock. PCI bus request to the bus arbiter. PCI bus grant from the bus arbiter. PCI Interrupt Request. PCI Bus Clock. PCI Reset: An active low reset signal for the PCI bus. USB Port 0 Data USB Port 0 Data USB Port 1 Data USB Port 1 Data USB Clock input, connected to 48Mhz oscillator or crystal input. USB 48Mhz crystal connection. Leave unconnected if oscillator is used. Universal Serial Bus Interface CPU Interface SMI# 51 O System Management Interrupt to the processor for legacy keyboard and mouse support. Power and Ground VDD 6, 16, 43, 54, 63, 73, 82, 90, 94 15, 25, 37, 48, 55, 69, 72, 83, 91 87 86 I Power Supply of 4.5 to 5.5V. VSS I Ground VDDA VSSA I I USB Differential Output Power Source USB Differential Output Ground -4- VIA Technologies, Inc. VT83C572 VT83C572 PIN OUT IN NUMERICAL ORDER No. Pin No. Pin Name No. 1 AD28 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 AD27 AD26 AD25 AD24 VDD CBE3# IDSEL AD23 AD22 AD21 AD20 AD19 AD18 VSS VDD AD17 AD16 AD15 CBE2# FRAME# IRDY# TRDY# DEVSEL# VSS STOP# PERR# SERR# LOCK# PAR Pin 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 Pin Name No. AD14 AD13 CBE1# AD12 AD11 AD10 VSS AD9 AD8 CBE0# AD7 AD6 VDD AD5 AD4 AD3 AD2 VSS AD1 AD0 Pin 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 Pin Name No. SMI# NC NC VDD VSS NC NC NC NC NC NC NC VDD NC NC NC NC NC VSS X2 X1 VSS VDD NC NC NC NC NC NC NC Pin 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 Pin Name NC VDD VSS SD1+ SD1VSSA VDDA SD0+ SD0VDD VSS PCIRST# PCLK VDD INTA# GNT# REQ# AD31 AD30 AD29 -5- VIA Technologies, Inc. VT83C572 ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings Parameter Ambient operating temperature Storage temperature Input voltage Output voltage (VDD = 5V) Output voltage (VDD = 3.1 - 3.6V) Min 0 -55 -0.5 -0.5 -0.5 Max 70 125 5.5 5.5 VDD + 0.5 Unit oC oC Voltage Voltage Voltage Note : Stress above these listed cause permanent damage to device. Functional operation of this device should be restricted to the conditions described under operating conditions. DC Characteristics TA-0-70oC, VDD=5V+/-5%, GND=0V Symbol VIL VIH VOL VOH IIL IOZ ICC Parameter Input low voltage Input high voltage Output low voltage Output high voltage Input leakage current Tristate leakage current Power supply current Min -.50 2.0 2.4 - Max 0.8 VDD+0.5 0.45 +/-10 +/-20 80 Unit V V V V uA uA mA Condition IOL=4.0mA IOH=-1.0mA 0 VIA Technologies, Inc. VT83C572 100-PIN PLASTIC RECTANGULAR FLAT PACKAGE 25.00.25 20.00.1 80 51 81 50 14.00.1 19.00.25 100 31 1 0.30.1 0.65 30 0.13 M 2.720.15 3.302MAX 1.200.15 0.250.2 0.08 2.50TPY 0.150.05 0~7 o -7- |
Price & Availability of VT83C572
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |